

# **Dealing with Deeper Memory Hierarchy**

*Target*: Realizing

extremely Fast&Big

simulations of

O(100PB/s) & O(100PB)

in Exa-scale era

### **Overview of Project**

On Exa-scale supercomputers, the "Memory Wall" problem will For extremely large stencil simulabecome even more severe, which prevents the realization of *Extreme*ly Fast&Big Simulations.

This project promotes research towards this problem via co-design approach among application algorithms, system software, architecture.



### **Highly Optimized Stencils Larger than GPU Memory**

tions, we implemented temporal blocking (TB) technique and clever optimizations on GPUs [1][2].

- Eliminating redundant computation
- Reducing memory footprint of TB algorithm



## **Target Architecture**

hierarchy that consists of Deeper memory heterogeneous memory devices



Hybrid Memory Cube (HMC):

DRAM chips are stacked with TSV technology. It will have advantage in bandwidth over DDR, but capacity will be smaller.

#### NAND Flash:

SSDs are already commodity. Newer products, such as IO-drive have O(GB/s) bandwidth.

Next-gen non-volatile RAM (NVRAM): Several kinds of NVRAM such as STT-MRAM, ReRAM, FeRAM, etc, will be available in a few years.

## <u>HHRT: System Software for GPU Memory Swap</u>

For easier programming, we implemented system software, named HHRT (hybrid hierarchical runtime) [3].

- HHRT supports user programs written in MPI and CUDA with little modification
- Oversubscription based execution model
- HHRT implicitly supports memory swapping between GPU memory and host





# **Integration with Real Simulation Application**

We integrated our techniques with the city airflow simulation.



Original code on MPI+CUDA was developed by Naoyuki Onodera, Tokyo Tech. We integrated TB into it and executed on HHRT



[1] G. Jin, T. Endo, S. Matsuoka. A Parallel Optimization Method for Stencil Computation on the Domain that is Bigger than Memory Capacity of GPUs . IEEE Cluster 2013. [2] G. Jin, J. Lin, T. Endo. Efficient Utilization of Memory Hierarchy to Enable the Computation on Bigger Domains for Stencil Computation in CPU-GPU Based Systems. IEEE ICHPA 2014. [3] T. Endo, G. Jin: Software Technologies Coping with Memory Hierarchy of GPGPU Clusters for Stencil Computations. IEEE Cluster 2014.

PI: Toshio Endo (endo@is.titech.ac.jp), supported by JST-CREST

# **Extreme Scale Resilience**

# **Application Framework**

#### Collaborative work with Lawrence Livermore National Laboratory **Multi-tiered Burst Buffer Storage and Modeling**

We developed a user-level InfiniBandbased I/O interface (IBIO), and explored how burst buffers can improve system effi-IEEE/ACM This work won ciency. CCGrid2014 best paper award through joint works with LLNL.



Adaptec RAID 7805Q ASR-7805Q Single

RAID Card



Flat Buffer-Coordinated Flat Buffer-Uncoordinated Burst Buffer-Coordinated Burst Buffer-Uncoordinated



# FMI: Fault Tolerant Messaging Interface

FMI is an MPI-like survivable messaging interface that enables scalable failure detection, dynamic node allocation, fast and trans-

Collaborative work with RIKEN AICS and Oak Ridge National Laboratory **Data Layout Transformation for Performance Portability** 

Data layout transformation is effective optimization for accelerators but it is also one of the cause of the low performance portability. We propose OpenACC directive extension for data layout transformation. For example, #pragma acc transform \



transpose(A[0:Z][0:Y][0:X][0:4]::[4,1,2,3]) transforms array A[Z][Y][X][4] to A'[4][Z][Y][X]. We implement a translator and evaluate it with Himeno Benchmark (3D stencil)



[1] T. Hoshino, N. Maruyama, S. Matsuoka. An OpenACC Extension for Data Layout Transformation. WACCPD 2014 in conjunction with SC14.

## **Performance modeling of FMM for arbitrary particle distributions**

FMM is a hierarchical N-body algorithm, of which computation time highly depends on input data (=particle distribution) and algo- 2 10° rithmic parameter (Ncrit). Conventional models based on math expressions cannot represent the highly datadependent behavior. We develop a modeling technique based on Aspen, a modeling lan-

Cube distribution Ncrit=16, log scale



# of Processes (12 processes/node) [1] Kento Sato, Kathryn Mohror, Adam Moody, Todd Gamblin, Bronis R. de Supinski, Naoya Maruyama and Satoshi Matsuoka, "A User-level InfiniBand-based File System and Checkpoint Strategy for Burst Buffers", CCGrid2014. [2] Kento Sato, Adam Moody, Kathryn Mohror, Todd Gamblin, Bronis R. de Supinski, Naoya Maruyama and Satoshi Matsuoka, "FMI: Fault Tolerant Messaging Interface for Fast and Transparent Recovery", IPDPS2014.

This work performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52- 07NA27344. LLNL-POST-661083 This work was supported by JSPS Grants-in-Aid for Scientific Research: Grant Number 22320003.

The composability and flexibility allows represent complicated control flow of FMM.



PI: Naoya Maruyama (nmaruyama@riken.jp), supported by JST-CREST

http://www.gsic.titech.ac.jp/sc14