# **Research on Scalable Software** towards Exa-scale System

Lustre checkpoint

Reliable, but 72x overhead

XOR checkpoint

TSUBAME2.0 Lustre checkpoint time

# of nodes

## Scalable Asynchronous Checkpointing Scalable Asynchronous Checkpointing Room 255-EF

- **Background**: Increasing system failures o e.g.) TSUBAME2.0@Tokyo Tech
  - 962 node failures (Nov 1<sup>st</sup> 2010 --- April 6<sup>th</sup> 2012)
  - (hours) • A node failure occurred every 13.0 hours on average
  - A parallel file system (PFS) checkpointing overhead
- **Objective:** Reduce PFS checkpoint overhead
- **Proposed method:** Implementation and modeling an asynchronous checkpointing
  - Output to PFS via Staging nodes using RDMA
  - Determine the optimal checkpoint interval

## **Design and Modeling of Checkpointing System**

Asynchronous multi-level checkpointing

3

1.5

0.5

3-D FFT is used in many applications and contributes to reduce the amount of computation. Since many large-scale applications are accelerated by GPU clusters today, we need highperformance, scalable 3-D FFT for them. The performance is largely depends on the network data transfer (MPI and CUDA), because on-board computation is very fast. Multi-GPU 3-D FFT requires all-to-all communication between GPUs, which is a big challenge in large-scale systems.

### Minimizing Overhead



Tech Paper Tue 2:30pm Scalable 3-D FFT on TSUBAME2.0

Usually, applications with 3-D FFT require scalable performance in strong-scaling. In all-to-all communication, this means the message size becomes smaller by increasing the number of nodes. To minimize the overheads, we use ibverbs, which is a low-level API for IB. This allows full control of memory buffers, IB devices, and other resources.

ΓΟΚΥΟΤΕΕΗ

**Pursuing Excellence** 

**fech Paper** 

Wed 11:30am /

Room 255-BC



## **Estimating Efficiency on TSUBAME2.0 System**



This work performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. LLNL-POST-582242

#### **Dynamic Rail Selection**



Scalability



Large-scale InfiniBand network consists of too many components. Occasionally some of them have problems which result in slow-down of data transfers. Even if we could remove all the errors, there still be a problem of network congestion that comes from load-imbalance of IB routing. Fortunately, IB network of some GPU-accelerated supercomputers have multiple IB rails. In this case, we can reduce the network congestion by dynamic rail selection.

Using those optimizations, we achieved high scalability on TSUBAME 2.0 operating as usual. For larger transform sizes, three GPU per node case is faster than single GPU per node case. Remember that there is load-imbalance between three GPU on each node.

## **Memory Hierarchy Aware Software Stack**

#### **Improving Network Performance**

### of TSUBAME2.0

Computing nodes in TSUBAME2.0 are connected by two rails of 4xQDR InfiniBand network and each rail forms fat-tree topology.

Theoretically, the network is full-bisection, however, the observed performance becomes worse when many node communicate at once. This affects the performance of application which uses collective communications.



#### 1MiB Alltoall Execution Time on TSUBAME2.0

In Exa-scale supercomputing systems, the "memory wall" problem will become even higher, which prevents the realization of exa-scale real world simulations.

The approaches of our new project, "Software Technology that Deals with Deeper Memory Hierarchy in Post-petascale Era" are:

(1) To suppose supercomputer architecture with **deeper** memory hierarchy including hybrid memory devices, including non-volatile RAM (NVRAM).



#### Hybrid Memory Cube (HMC):

DRAM chips are stacked with TSV technology. It will have advantage in bandwidth over DDR, but capacity will be smaller.

#### NAND Flash:

SSDs are already commodity. Newer products, such as IO-drive have O(GB/s) bandwidth.

#### Next-gen non-volatile RAM (NVRAM): Several kinds of NVRAM such as STT-MRAM, ReRAM, FeRAM, etc. will be

available in a few years.

(2) To develop new software technology that efficiently utilizes the hybrid memory hierarchy. The area of our research includes new compiler technology, scalable runtime system and



Heterogeneous routing strategy is introduced not to share the congested route between rails. Performance improvement is observed in injection bandwidth test, but no improvement observed in collective communication performance.

Core Switch

Edge Switch

Edge Svyitch

We will continue the research to <sup>–</sup><sub>1400</sub> provide better communication performance.



**App Level Locality-aware Techniques** Temporal blocking, removal of matrix with re-computation..

**Locality-aware Compiler** Loop-tiling, loop-fusion, data layout transformation, by using dynamic compilation techniques

**Hierarchy-aware Scalable Runtime** Data movement over memory hierarchy including remote nodes, latency hiding

**Upcoming Memory Architecture** 







http://www.gsic.titech.ac.jp/sc12