

Infrastructure for Big Data and AI System Software and Application Research

Exploring Next-Gen Memory Hierarchy

To achieve higher performance and larger capacity on recent and future architectures, we need to explore next-gen memory hierarchy, including heterogeneous devices. Also placement of many-cores and memory devices can be reconsidered; 3D stacking of cores and memory chips may go mainstream in HPC/Big-data area.

Under such assumptions, understanding memory performance will be more challenging for data and address traffic routed among many-cores, which may often conform 2D mesh.

Inter-Cloud Infrastructure for Big Data Analysis

Building a Testbed Infrastructure on Overlay Cloud

- Using SINET5 network infrastructure (100Gbps Network)
- Cooperation with Cloud and Supercomputer
- Providing the Science Data Repository
 - Testbed: Petabytes class object storage
 - Real System: Exabytes class object storage

Cloud and Supercomputer Federation

Development of collaboration technology between cloud and

To analyze its effects, we have conducted preliminary measurements of memory latency from every core of Xeon Phi. We see 9% difference in the current architecture; the effect will be expanded in future architecture where chip cores are also stacked.



An Example of Future Architecture with 3D Stacking Technology and Heterogeneous Memory

Memory access latency from every core of Xeon Phi 7285. As the target of access, one of MCDRAM modules, placed close to core 4, 5 is used.

Acknowledgments. This research is supported by the New Energy and Industrial Technology Development Organization (NEDO), Japan.

supercomputer using TSUBAME 3.0 as a test case



Acknowledgments. These researches are supported by CREST, JST *CREST Grant Numbers JPMJCR1303 and JPMJCR1501.* (Research Area: Advanced Core Technologies for Big Data Integration).

Efficient Deep Learning for Video Processing

Fine-to-Coarse Convolutional Neural Network for 3D Human Action Recognition

Second Order Optimization for Deep

Distributed deep learning on thousands of GPUs forces the batch sto-

Current convolutional action recognition models struggle to fully capture the temporal dimension due to the required network depth. To avoid this issue, we investigate a coarse-to-fine network architecture to learn



long-distance temporal dependencies. The information of each body part is aggregated while respecting the structure of the body. We achieve state-of-the-art performance and improve it for two person interactions.

High-resolution Image Reconstruction on Supercomputers

CT is a widely used technology that requires compute-intense algorithms for image reconstruction. We exploit the heterogeneity of GPU-accelerated systems by overlapping the filtering and back-projection stages on CPUs and GPUs, respectively. We also propose a distributed framework for high-resolution image reconstruction on state-of-the-art GPU-accelerated supercomputers. We demonstrate the scalability and instantaneous CT capability of the distributed framework by using up to 2,048 V100 GPUs to solve 4K and 8K problems within 30 seconds and 2 minutes, respectively. chastic descent methods to operate in a regime where the increasing batch size starts to have a detrimental effect on the convergence and generalization. We investigate the possibility of using second-order optimiza-

tion methods with proper regularization as an alternative to conventional stochastic gradient descent methods.





Scene Graph Prediction

Understanding higher-level concepts such as recognizing a scene in a video stream requires algorithms that can leverage information beyond the pixel level. Graphs have been used to represent relationships between objects in a given image. A scene graph is a compact representation of an image that can represent both objects present and relationships between them. We investigate the application of graph neural networks based methods for designing efficient scene graph prediction models.





Presentation in SC19 Technical Program

iFDK: A Scalable Framework for Instant High-Resolution Image Reconstruction Thursday 3:30pm-4pm @ Room 301-302-303



This research is supported by CREST, JST CREST Grant Number JPMJCR19F5.



https://www.gsic.titech.ac.jp/sc19