

Research towards Future Supercomputer for Everybody

Exploring Next-Gen Architecture with Complex Memory Hierarchy

To achieve higher performance and larger capacity on recent and future architectures, we need to explore next-gen memory hierarchy, including heterogeneous devices. Also placement of many-cores and memory devices can be reconsidered; 3D stacking of cores and memory chips may go mainstream in HPC/Big-data area.


Understanding Memory Performance

Under the above-mentioned assumptions, understanding memory performance will be more challenging for data and address traffic routed among many-cores, which may often conform 2D mesh. To analyze its effects, we have conducted preliminary measurements of memory latency from every core of Xeon Phi. We see 9% difference in the current architecture; the effect will be expanded in future architecture where chip cores are also stacked.

Memory Performance Estimation Tool

Towards high performance node architecture in future, it is important to understand application performance, not only synthetic benchmark. For this purpose, we are developing an estimation tool of memory performance of future architecture, whose features are:

Light weight: it takes history of the entire application execution as input, which can be too heavy for cycle-wise simulators. To support complex structure: it considers placement of many cores and topology including chip-lets and memory chips.




26 19 18 13 12 7 6 23 22 17 16 11

176.7 (ns) delta: 15.5 (ns) 161.2 (ns)

An Example of Future Architecture with 3D Stacking Technology and Heterogeneous Memory

Memory access latency from every core of Xeon Phi 7285. As the target of access, one of MCDRAM modules, placed close to core 4, 5 is used.




Acknowledgments: This research is supported by the New Energy and Industrial Technology Development Organization (NEDO), Japan.


Contact: Toshio Endo (endo@is.ttiech.ac.jp)

Deep Learning Technology Dealing with Deeper Memory Hierarchy


Deep Compression

Deep Compression focuses shrinking model size on whilst retaining accuracy of





Hybrid data and model parallelism




Second order optimization methods require the communication of the Hessian matrix. The present method reduces the communication significantly through Kronecker factorization and the use of reduce-scatter and allgather collectives to swtich between data parallel and model parallel execution. The optimal implementation of all reduce operations has the same communication pattern, so the present method simply inserts the computation of the Hessian.

trained models. In this work, pruning and splicing for fine-tuning and adversarial training as a regularizer resulting in better accuracy and up to 91x compression rate without compromising on any other performance loss.

Web-based Interactive Access to Supercomputer Nodes

Supercomputers are traditionally designed to execute large and non-interactive jobs with a batch scheduler. This style does not match the users who want to interact with compute nodes: debugging, visualization, and education of novice users in the classroom. In TSUBAME3.0 supercomputer, we introduced two new features



to satisfy such demands:

Interactive use only nodes: We spare four nodes as dedicated nodes for shared interactive use. Users can run interactive jobs without waiting for job execution, even if the compute nodes are filled with batch jobs. Performance might not be optimal as the nodes are shared with multiple jobs, but still acceptable for such interactive usage.

Web-based access to Jupyter Lab on compute nodes: Novice users can use command-line shell and Python console running on high-performance TSUBAME nodes without any complicated knowledge of Linux, such as SSH key-pair authentication.

Web-based User Portal